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High Data Rate (Gbps) Coding Architecture 
Purpose  
•    to avoid having a transmitter encoder built in a way that is incompatible  
      with the ground receiver decoder.   
 
Introduction 
•    Inherent with any system is the problem of component rate limits.  In addition  
to the encoder and decoder, the circuits that compose the I and Q or higher order  
modulation channels, hit a rate limit.   If there was only one way to architect the  
system, there would be little concern.   The problem is that there are several ways  
to build the system and the transmitter must have the same structure as the receiver.    
•    As we push to very high rate Gbps links, we believe that CCSDS should set  
standards on how encoders and decoders should be multiplexed.   Vendors are  
ahead of CCSDS and several have already chosen an architecture. 
•    Our intent here, at a minimum, is to make the community aware that a  
laissez-faire approach towards standards is a poor choice.  Since there are multiple  
structures possible, every user must clearly specify their intended structure and  
must insure that the encoder and decoder are compatible. 
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Background 
•    In days past, in a case with a convolutional code, and rate limited decoders,  
Several decoder were required.  Not realizing that there was more than one way to  
architect the system, the vendor chose what was thought to be the only or obvious  
structure, and built spacecraft.  It was not until after CDR and after the spacecraft  
was built, that we asked the vendor how he knew what the ground station design  
was.  It turned out that the spacecraft was built wrong and the transmitter encoder  
needed to be disassembled and redesigned.   
 
Scope 
•    This  presentation is not intended to be a design document or specification.   
•    The following diagrams do not consider the latencies, memory buffers and frame  
      synchronization that will be required in a formal specification or real system. 
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mPSK 
Block Code 
Encoder m order 
Modulator 
R R 
R = data rate (from C&DH) 
R = coded data rate (code symbol rate) = Rs 
N = number of encoders 
k = codeword message size 
n = codeword size including parity 
m = modulation order (ie. m=3  =>  8PSK) 
s = size of ASM in same units as k and n (bits, nibbles, bytes) 
Mapper 
Code symbols to  
Modulation 
Symbols 
Transmitter 
R = (n+s)/k  R 
R/m R 
•   Diagrams are shown from the point of view of the transmitter.   
•   The structure of the decoder must complement the transmitter, except as  
     noted. 
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Source m
th order 
Modulator 
b1, b2, b3, ... 
b1, b2, b3, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R/N R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b2, b3, ... 
R/N 
b1, b2, b3, ... 
R/N 
c1, c2, c3, ... 
c1, c2, c3, ... 
Block Encoder Input, Block output 
•   An encoder is loaded with the full message size, k, before data starts flowing into the  
     next encoder.     (We believe receivers from two vendors are configured this way. ) 
•   Data on the physical channel appears the same as it would if there was a single  
     encoder that runs at the full rate.  
•   Encoding is generally easier than decoding and encoders generally can run faster  
     than decoders.    This architecture has the advantage that the number of encoders  
     and decoders need not be the same.   
mPSK 
Mapper 
Code symbols to  
Modulation 
Symbols 
Recommended Architecture 
Rchannel symbol  = R/m 
R = (n+s)/k  R 
Data  
Source 
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BPSK 
OQPSK 
Block Code 
Encoder 
Data  
Source 
Block Code 
Encoder 
Modulator 
Modulator 
C1, C3, C5, ... 
C2, C4, C6, ... 
OQPSK 
Data  
Source Modulator 
b1, b3, b5, ... 
b2, b4, b6, ... 
Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R 
R/2 
R/2 
R/2 
R/2 
Staggered Encoder Input    Independent Encoders on the I and Q channel 
R 
R 
R 
R 
R/2 
R/2 
When more than 1 encoder, input is shown as either b1 b2 b3 which means that a constant stream of bits  
are input, or b1 b3 b5 and b2 b4 b6 which means that the bits are staggered from one encoder to the other.   
Mapper 
Single encoder 
Limited rate 
Single encoder 
Limited rate 
Same decoder configuration as above 
Requires unique decoder configuration 
Encoder, Simple Cases 
Mapper Simple 
Simple 
Not so simple 
 Not the recommended configuration but it has an advantage. 
•   M ≡ average number of codeword errors that can be corrected over all codewords. 
•   On average, this configuration will correct a burst of N*M bits because consecutive 
     bits on the physical channel are from different encoders.  
•   The Reed Solomon Interleave has the same configuration.    
•   An implementation that is expecting a high burst noise background may prefer   
     such a custom design with staggered encoder output. 
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Source 
b2, b6, b10, ... 
b3, b7, b11, ... Block Code 
Encoder 
Block Code 
Encoder 
c2, c6, c10, ... 
c3, c7, c11, ... 
R/N R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b5, b9, ... 
R/N 
b4, b8, b12, ... 
R/N 
c1, c5, c9, ... 
c4, c8, c12, ... 
Staggered Encoder Input, and Output 
Quad Encoder, OQPSK version of recommended configuration 
Modulator 
R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
OQPSK 
Possible OQPSK configuration 
NOT Recommended  
R 
Mapper 
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Source 
b2, b6, b10, ... 
b3, b7, b11, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b5, b9, ... 
R/N 
b4, b8, b12, ... 
R/N 
c1, c2, c3, ... 
c1, c2, c3, ... 
Staggered Encoder Input, Block output 
Quad Encoder, OQPSK possible configuration 
R/N 
Modulator 
R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
OQPSK 
Mapper 
R 
Possible OQPSK configuration 
NOT Recommended  
•   This architecture has the disadvantage that an errored codeword would spread 
     errored bits across several data transfer frames.    
•   On average, this configuration will correct a burst of  N bits, not N channel symbols.    
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Data  
Source Modulator Block Code 
Encoder 
Block Code 
Encoder R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b2, b3, ... 
R/N 
R/N 
c1, c5, c9, ... 
Block Encoder Input, Staggered output 
b1, b2, b3, ... 
b1, b2, b3, ... 
b1, b2, b3, ... 
c2, c6, c10, ... 
R/N 
c3, c7, c11, ... 
c4, c8, c12, ... 
Mapper 
•   This architecture has the DISadvantage that the number of encoders and  
     decoders must be the same 
•   The decoder output must select the which decoder to consider the first.   
•   On average, this configuration will correct a burst of N*M bits because 
     consecutive bits on the physical channel are from different encoders.  
R 
OQPSK 
Quad Encoder, OQPSK possible configuration 
Possible OQPSK configuration 
NOT Recommended  
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Data  
Source 
b1, b2, b3, ... 
b1, b2, b3, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b2, b3, ... 
R/N 
b1, b2, b3, ... 
R/N 
c1, c2, c3, ... 
c1, c2, c3, ... 
Block Encoder Input, Block output 
•   Physical channel appears the same as single encoder that runs at full rate.   
•   Encoding is generally easier than decoding and encoders generally can run faster 
     than decoders  
•   This architecture has the advantage that the number of encoders and decoders 
     need not be the same.   
Quad Encoder, OQPSK possible configuration 
R/N 
Modulator 
R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
Mapper 
OQPSK 
Possible OQPSK configuration 
RECOMMENDED 
R 
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Data  
Source 3
rd order 
Modulator 
b2, b5, b8, ... 
b3, b6, b9, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R/N R R/N 
R/N 
Block Code 
Encoder 
b1, b4, b7, ... 
R/N c1, c2, c3, ... 
•   This architecture has the advantage that the number of encoders and decoders 
     need not be the same.  But the number on each channel must be the same.   
•   A cover code can be used to synchronize the decoders and resolve ambiguity. 
•   On average, this configuration will correct a burst of  N channel symbols, N*M bits,  
     because consecutive bits on the physical channel are from different encoders.  
8PSK 
Rchannel symbol  = R/3 
R/3 
s1, s2, s3, ... 
s1, s2, s3, ... 
Mapper 
s1, s2, s3, ... 
Triple Encoder, 8PSK possible configuration 
Staggered Encoder Input, Parallel Output 
s1, s2, s3, … 
are modulation symbols 
Possible 8PSK configuration 
NOT Recommended  
R = (n+s)/k  R 
Cover Code Example: Invert input to one of the encoders.  
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Data  
Source 
b1, b2, b3, ... 
b1, b2, b3, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b2, b3, ... 
R/N 
b1, b2, b3, ... 
R/N 
c1, c2, c3, ... 
c1, c2, c3, ... 
Quad Encoder, 16PSK possible configuration 
R/N 
R/4 
Mapper 4
th order 
Modulator 
Rchannel symbol  = R/4 
•   This architecture has the advantage that the number of encoders and decoders 
     need not be the same.  But the number on each channel must be the same.   
•   A cover code can be used to synchronize the decoders and resolve ambiguity. 
•   On average, this configuration will correct a burst of  N channel symbols, N*M bits,  
     because consecutive bits on the physical channel are from different encoders.  
Staggered Encoder Input, Parallel Output 
s1, s2, s3, ... 
s1, s2, s3, ... 
s1, s2, s3, ... 
s1, s2, s3, ... 
s1, s2, s3, … 
are modulation symbols 
16PSK 
Possible 16PSK configuration 
NOT Recommended  
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Source 
b1, b2, b3, ... 
b1, b2, b3, ... Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b2, b3, ... 
R/N 
b1, b2, b3, ... 
R/N 
c1, c2, c3, ... 
c1, c2, c3, ... 
Block Encoder Input, Block output 
R/N 
16PSK 
Mapper 4
th order 
Modulator 
Rchannel symbol  = R/4 
•   This architecture has the advantage that the number of encoders and decoders 
     need not be the same.  
•   On average, this configuration will correct a burst of  N bits, not N channel symbols  
•   A cover code can be used to synchronize the decoders and resolve ambiguity. 
Possible 16PSK configuration 
RECOMMENDED 
R/4 
s1, s2, s3, ... 
s1, s2, s3, ... 
s1, s2, s3, ... 
s1, s2, s3, ... 
R 
s1, s2, s3, … 
are modulation symbols 
Quad Encoder, 16PSK possible configuration 
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OQPSK 
Data  
Source Modulator 
b1, b2, b3, ... 
b1, b2, b3, ... 
Block Code 
Encoder 
Block Code 
Encoder 
c1, c2, c3, ... 
c1, c2, c3, ... 
R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
R/N R R 
R 
OQPSK 
Data  
Source Modulator 
b2, b6, b10, ... 
b3, b7, b11, ... Block Code 
Encoder 
Block Code 
Encoder 
c2, c6, c10, ... 
c3, c7, c11, ... 
R/2 
R/2 
c1, c3, c5, ... 
c2, c4, c6, ... 
R/N R R/N 
R/N 
Block Code 
Encoder 
Block Code 
Encoder 
b1, b5, b9, ... 
R/N 
b4, b8, b12, ... 
R/N 
c1, c5, c9, ... 
c4, c8, c12, ... 
Staggered Encoder Input, and Output 
Low start up latency, but this should not be an issue at Gbps rates 
Block Encoder Input, and Block Output 
Requires start up latency, but Effective rate is R/N 
Physical channel appears the same as single encoder that runs at full rate. 
Dual Encoder, OQPSK version of Recommended configuration 
Possible OQPSK configuration 
NOT recommended  
Attached Synchronization 
Marker (ASM) 1ACFFC1D 
(32 bits) 
CCSDS 732.0-B-2  page 4-2 
Transfer Frame  
Data Field 
Transfer Frame 
Primary Header 
(48 bits) 
CCSDS 131.0-B-1,  6.3 
CCSDS 131.0-B-1  page 6-4 
Code Frame Marker (CSM)  
 
(32 or 64 symbols) 
 
Randomized Codeword 
Code Frame Marker (CSM)  
 
(32 or 64 symbols) 
 
Codeword Message Area 
 
Codeword Parity Area 
Parity   CSM 
             
Parity   CSM 
             
Parity   CSM 
             
Codeword Message  
Area 
Codeword Message  
Area 
Codeword Message  
Area 
Codeword Message  
Area Parity   CSM              
Data  Transfer Frame  (Data Link Protocol Sublayer) 
Codeword (Coding Sublayer) 
CSM            CCSDS 131.0-B-1  section  6.3 and  6.6.2 for  rate 7/8 LDPC code using 32 bit CSM. 
For 32 symbol case :1ACFFC1D for case where data area of codeword is randomized , 352EF853 if not randomized. 
For 64 symbol case: 034776C7272895B0  (used with Deep Space (lower rate than 7/8) LDPC codes) 
Virtual Channel Data Unit 
VCDU 
Data Transfer Frame is “sliced” and placed in Codeword (frame) 
Codeword (Frame)   Channel Access Data Unit (CADU) 
Virtual Channel Data Unit 
VCDU 
Virtual Channel Data Unit 
VCDU 
Asynchronous here means that the Transfer frame and Code frame are different length. 
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Sliced (Asynchronous) Data Transfer Frame and Code Frame  
ASM  and CSM 
Using the same pattern for both the Data  Transfer Frame ASM and codeword ASM (CSM): 
LDPC is a “systematic” code, which means that the message data Transfer frame and its ASM is not changed when encoded,  only 
parity is added.    Randomization is applied after the coding is done so the data frame ASM gets randomized. 
Are there ever instances when we want to turn off the CCSDS randomizer?   
The basic assumption of CCSDS randomization is that it is either always ON or always OFF.   But during I&T or during debug it may 
be off. 
Even if it is turned off, this doesn’t preclude using the same pattern for both the ASM and CSM.   
The distance between each ASM will be different for ASM and CSM.  This allows the frame synchronizer to find the correct frame.  If 
the two frames were the same length, they could and should be made synchronous.   So we assume that they are not the same length.   
 
Decoding 
When using a Cortex XXL ground receiver there are several options on how the data is handed from the code sub level to the data sub  
level.  All code frames (codewords) can be handed to the next higher level, the data level, even if the decoder fails to correct all of the  
errors.   Or, the receiver can be set up to drop the code frames that are not fully decoded.   
When the code frame and data frame are not the same length and aligned (asynchronous), a failure to correct all errors at the decoding  
level of a single code frame, can result in one or many data frames with errors, depending on the size of the code and data frame.   
If all code frames are passed to the data level, it is suggested that the CCSDS CRC is used so that at the data sublevel, the corrupted  
data frames can be identified.  For high data rate missions, greater than about 150 Mbps, it may be difficult to include the CRC since  
its value needs to be calculated on the fly, as data frames are built and the CCSDS sequence count is determined.   
If the CCSDS CRC is not used, it is recommended that the receiver be set to not pass all code frames to the data level.  This way the  
missing bits will cause the data frame synch to drop lock.  The operations center may be able to have the missing data frames and a few 
on both sides retransmitted.  It is important to retransmit at least one frame prior to the point where frame synch was lost because the 
frame just prior to the loss of frame synch may also contain errors.   
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Sliced (Asynchronous) Data Transfer Frame and Code Frame  
